

Docket No. 303.355US4
WD #



Micron Ref. No. 97-0051.03

Clean Version of Pending Claims

**DEAPROM AND TRANSISTOR WITH GALLIUM NITRIDE OR GALLIUM ALUMINUM
NITRIDE GATE**

Applicant: Leonard Forbes et al.

Serial No.: 09/883,795

Claims 24-26 and 30-61, as of September 18, 2001 (date of supplemental preliminary amendment).

24. (Amended) A method of forming a floating gate transistor comprising:
forming a source region and a drain region in a substrate;
forming a gate insulator comprising silicon dioxide (SiO_2) on a channel region in the substrate between the source region and the drain region; and
forming a floating gate comprising a floating gate material selected from the group consisting of gallium nitride (GaN) and gallium aluminum nitride (GaAlN), such that the floating gate is isolated from conductors and semiconductors.
25. (Amended) The method of claim 24 wherein forming a floating gate further comprises forming the floating gate by depositing the floating gate material by metal organic chemical vapor deposition (MOCVD).
26. (Amended) The method of claim 24 wherein forming a floating gate further comprises forming the floating gate material by plasma-enhanced molecular beam epitaxy (PEMBE).
30. The method of claim 24 wherein:
forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and
further comprising:
forming a silicon dioxide (SiO_2) intergate insulator on the floating gate; and
forming a control gate on the intergate insulator.

31. The method of claim 24 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.
32. A method of forming a floating gate transistor comprising:
forming a gate insulator comprising silicon dioxide (SiO₂) on a substrate; and
forming a floating gate on the gate insulator, the floating gate comprising gallium nitride (GaN) or gallium aluminum nitride (GaAlN).
33. The method of claim 32 wherein:
forming a gate insulator further comprises forming the gate insulator on the substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and
further comprising:
forming a source region and a drain region in the substrate;
forming a silicon dioxide (SiO₂) intergate insulator on the floating gate; and
forming a control gate on the intergate insulator.
34. The method of claim 32 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).
35. The method of claim 32 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.

36. The method of claim 32 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).
37. A method of forming a floating gate transistor comprising:
forming a source region and a drain region in a substrate;
forming a gate insulator comprising silicon dioxide (SiO_2) on a channel region in the substrate between the source region and the drain region; and
forming a floating gate on the gate insulator, the floating gate comprising gallium nitride (GaN) or gallium aluminum nitride (GaAlN).
38. The method of claim 37 wherein:
forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and
further comprising:
forming a silicon dioxide (SiO_2) intergate insulator on the floating gate; and
forming a control gate on the intergate insulator.
39. The method of claim 37 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).
40. The method of claim 37 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH_3) source gases and a hydrogen (H_2) carrier gas at atmospheric pressure.

41. The method of claim 37 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).
42. A method of forming a floating gate transistor comprising:
forming a source region and a drain region in a substrate;
forming a gate insulator comprising silicon dioxide (SiO_2) on a channel region in the substrate between the source region and the drain region;
forming a floating gate on the gate insulator, the floating gate comprising gallium nitride (GaN) or gallium aluminum nitride (GaAlN);
forming an intergate insulator on the floating gate; and
forming a control gate on the intergate insulator.
43. The method of claim 42 wherein:
forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and
forming an intergate insulator comprises forming a silicon dioxide (SiO_2) intergate insulator on the floating gate.
44. The method of claim 42 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).
45. The method of claim 42 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH_3) source gases and a hydrogen (H_2) carrier gas at atmospheric pressure.

46. The method of claim 42 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).
47. A method of forming a floating gate transistor comprising:
forming a gate insulator on a substrate; and
forming a floating gate on the gate insulator, the floating gate comprising gallium aluminum nitride (GaAlN).
48. The method of claim 47 wherein:
forming a gate insulator further comprises forming the gate insulator comprising silicon dioxide (SiO_2) on the substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and
further comprising:
forming a source region and a drain region in the substrate;
forming a silicon dioxide (SiO_2) intergate insulator on the floating gate; and
forming a control gate on the intergate insulator.
49. The method of claim 47 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).
50. The method of claim 47 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH_3) source gases and a hydrogen (H_2) carrier gas at atmospheric pressure.

51. The method of claim 47 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

52. A method of forming a floating gate transistor comprising:
forming a source region and a drain region in a substrate;
forming a gate insulator on a channel region in the substrate between the source region and the drain region; and
forming a floating gate on the gate insulator, the floating gate comprising gallium aluminum nitride (GaAlN).

53. The method of claim 52 wherein:
forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond;
forming a gate insulator further comprises forming the gate insulator comprising silicon dioxide (SiO₂); and
further comprising:
forming a silicon dioxide (SiO₂) intergate insulator on the floating gate; and
forming a control gate on the intergate insulator.

54. The method of claim 52 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).

55. The method of claim 52 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.

56. The method of claim 52 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).

57. A method of forming a floating gate transistor comprising:
forming a source region and a drain region in a substrate;
forming a gate insulator on a channel region in the substrate between the source region and the drain region;
forming a floating gate on the gate insulator, the floating gate comprising gallium aluminum nitride (GaAlN);
forming an intergate insulator on the floating gate; and
forming a control gate on the intergate insulator.

58. The method of claim 57 wherein:
forming a source region further comprises forming a source region and a drain region in a substrate comprising a substrate material selected from the group consisting of silicon, sapphire, gallium arsenide (GaAs), gallium nitride (GaN), aluminum nitride (AlN), and diamond; and
forming a gate insulator further comprises forming the gate insulator comprising silicon dioxide (SiO₂); and
forming an intergate insulator comprises forming a silicon dioxide (SiO₂) intergate insulator on the floating gate.

59. The method of claim 57 wherein forming a floating gate further comprises forming the floating gate by depositing gallium nitride (GaN) on an aluminum nitride (AlN) buffer layer by metal organic chemical vapor deposition (MOCVD).

60. The method of claim 57 wherein forming a floating gate further comprises forming the floating gate by growing gallium nitride (GaN) in a horizontal reactor from trimethyl gallium (TMG), trimethylaluminum (TMA), and ammonia (NH₃) source gases and a hydrogen (H₂) carrier gas at atmospheric pressure.

61. The method of claim 57 wherein forming a floating gate further comprises forming the floating gate by plasma-enhanced molecular beam epitaxy (PEMBE).